

Lecture 0: Introduction and Course Overview

CSCI-GA 3033

Special Topics: Efficient AI Computing: Algorithm and Implementation

Self Introduction



- Assistant Professor, NYU, ECE & CS, lead System & AI (SAI) lab.
- A senior research scientist at Meta, 2022-2024.
- Academic trajectory
 - University of Toronto
 - Bachelor and Master in ECE
 - Master in Statistics
 - Harvard University
 - PhD in CS
- Research Interest:
 - Efficient Al Algorithm
 - Al Hardware Accelerator
 - AR/VR System



Course Information

- Course website: https://www.saiqianzhang.com/COURSE/
- I use Brightspace to post announcements and grades
- I provide an <u>online zoom meeting</u> option for people interested in auditing the class. However, enrolled students are required to attend in person unless special condition.
- A suggested reading list which contains interesting papers can be found <u>here</u>.
- Discussion groups has been created in the Brightspace
- Course email: efficientaiaccelerator@gmail.com



Course Feedback from Spring 2025





Course Feedback from Spring 2025

Comments

The course is a great addition to the course offerings at the school. The curriculum of the course is modern, cutting edge and very advanced. In addition, given that this is an advanced class and the nature of the growth of the field with respect to publications and cutting edge projects, the students should be given more time to work on hard and interesting problems as their projects, better personalised resources should be provided to the students such HPC usage, hardware materials and tools.

Having short quizzes each week covering last week's content would greatly help prepare students for the midterm.

This course covers intensive amount of topics in recent LLM design. This course is roughly 25 % foundational material and 75 % the latest academic research. It will expose you to the cutting-edge developments in artificial intelligence and is especially valuable for anyone who wants to dive deep into the newest advances in large language models

Well-designed and well taught course. It would be better if a discussion board was created on a site such as edstem or slack to ensure that students can ask course-related questions and discuss, which is visible to other students.

One of the best classes I've ever had

The course content is really good and helped me learn a lot about state-of-the-art efficient ai techniques. The professor is also very helpful and very eager for his students' success. Two points of feedback; 1) an extra credit assignment which is more difficult than the normal ones would be helpful for those interested. 2) the in-class presentation takes up a lot of the time, and could be replaced by an in-class guiz about those research papers

There are extensive literatures covered each lecture, most of which are briefly mentioned. It might be better (just personal opinion) to focus on 2–3 most influential papers each lecture and dive deep, leaving the related papers as selective reading materials. Also it might be helpful to post the paper list on the course website ahead of time.

Course was well structured and contained material based on the latest developments in the field



Course Information

- The course will involve 13 lectures, 3 coding assignments, 1 final project, 1 midterm exam and in-class quiz.
 - In-class quiz (10%)
 - Assignments (30%): total three of them, each counts 10%
 - Midterm (30%)
 - Final project (30%)
 - Project Proposal (5%) (1 page)
 - Final Presentation (15%)
 - Final Report (10%)
- Readings:
 - Course notes and papers (optional)
 - o (reference) Goodfellow, Ian. "Deep learning." (2016). https://www.deeplearningbook.org/
- Lecture time:
 - Wednesday: 7:10pm-9:10pm
- Office hour:
 - Friday: 1:30pm-2:30pm, or by appointment (Zoom)



Course Assistant/Grader

Shawn Yin (CA)



Office hour: Monday 1:00pm-2:00pm (Zoom)

Xiwen Min (CA)



Office hour: Thursday 10:00am-11:00am (<u>Zoom</u>)

Yunhai Hu (Grader)





Life is Powered by Deep Learning

Deep Neural Networks (DNNs) have achieved state-of-the-art performance across a variety of domains






Video Processing




Natural Language Processing (

Autonomous Driving 0











More desirable modern services are enabled by DNN


- Use a Convolutional Neural Network (CNN) as an example
- This CNN contains four layers
 - 3 convolutional layers
 - 1 fully connected layer


































 Weight matrices are learned during training



 Weight matrices are learned during training



Remaining layers follow this pattern.



Deployment of DNN: Problems

 The majority of computation workloads for DNN inference involves a series of matrix multiplications.

| 'rose' | | | |
|-------------|--|--|--|
| 4096, 1000 | | | |
| 4096, 4096 | | | |
| 25088, 4096 | | | |
| 512, 4608 | | | |
| 512, 4608 | | | |
| 512, 4608 | | | |
| 512, 4608 | | | |
| 512, 4608 | | | |
| 512, 2304 | | | |
| 256, 2304 | | | |
| 256, 2304 | | | |
| 256, 1152 | | | |
| 128, 1152 | | | |
| 128, 576 | | | |
| 64, 576 | | | |
| 64, 27 | | | |
| A | | | |

VGG-16 is a CNN with over 150M weights across 16 matrices






Deployment of DNN: Problems


- DNN suffers due to:
 - High energy consumption
 - High processing latency
 - High storage cost
- DNN needs to maintain high accuracy

20B multiply/adds per image






The Era of Large Models (LMs)





Cost of Large Models







The Cost of Large Models




- Training GPT-4 required 25,000 A100 GPUs over several weeks.
- Cost: Renting a single high-end GPU on cloud services like AWS can cost \$3-\$5 per hour.
 Training GPT-4 is estimated to cost \$63-100 million on cloud computing resources.





| Model Size | FP16 | FP8 | INT4 |
|----------------|--------|--------|--------|
| 8B | 16 GB | 8 GB | 4 GB |
| 70B | 140 GB | 70 GB | 35 GB |
| 405B LLaMA 3.1 | 810 GB | 405 GB | 203 GB |

Design more aggressive and efficient AI model is of paramount importance













Research Publications on DNN Pruning and Quantization (2015-2023)





- Efficient AI has become one of the most popular areas in AI community.
- The recent emergence of large models has further heightened the need for efficient AI.






AI Tech Startups/Unicorns







Efficient AI: Full-stack Workflow




Efficient Algorithm

DNN Compiler

DNN Hardware Accelerator



Efficient AI: Full-stack Workflow



Efficient Algorithm


DNN Compiler

DNN Hardware Accelerator




Algorithmic Optimization

Depthwise Separable Convolution






Efficient DNN Algorithm: Pruning






Efficient DNN Algorithm: Quantization






Knowledge Distillation






QSVD




We propose leveraging Singular-Value Decomposition over the joint query (Q), key (K), and value (V) weight matrices to reduce KV cache size and computational overhead.



Speculative Decoding with DREAM








We introduce DREAM, a novel speculative decoding framework tailored for VLMs.

Efficient AI: Full-stack Workflow




Efficient Algorithm

DNN Compiler

DNN Hardware Accelerator





Graph Level Optimization






System Level Optimization










System Level Optimization

- How to convert a number x to INT representation?
 - Set the clipping range: (-L, L), bitwidth: b
 - \circ Compute the scale: $s = 2L/(2^b 2)$
 - Clip the input x: $x_c = Clip(x, L, -L)$
 - Calculate the INT representation: $x_{int} = round(x_c/s)$
 - \circ Rescale: $x_q = sx_{int}$






Layer I

FP2INT is not cheap! But we can explore some system-level solution

Kernel Fusion



- parallely calculate normalization/activation and max abs of each part
- 4. tree-based parallel reduction for threads

1. assign each token to a GPU block

- 2. assign a fraction of a token to each thread
- For example, we can fuse the max searching operation to the batch normalization operation within LLM.



Efficient AI: Full-stack Workflow

Algorithmic Optimization Full-stack Workflow Distillation & Low rank Kernel-level optimization Distributed system, Multicore Single Core, SoC Circuit-level Optimization

Efficient Algorithm

DNN Compiler

DNN Hardware Accelerator



Hardware Support for DNN

- GPU is better than CPU in terms of throughput for both Neural Network training and inference.
 - GPU leverages the highly parallelized architecture of its computing units to handle computational intensive operations.
- However, GPU:
 - General purpose, although much more specific than CPU.
 - Still not fast and power-efficient enough.
 - Does not support advanced efficient DNN algorithm.









NVIDIA




| Chip size | 814 mm² |
|---------------------|-----------------------------|
| On-chip memory | ~50MB |
| Total memory | ~96GB HBM |
| Cores | 16,896 FP32 + 528 Tensor |
| Precision | FP16/FP8/INT8 |
| Memory bandwidth | 0.003 Petabytes/sec |



NVIDIA

| Chip size | - |
|------------------|-------------------|
| On-chip memory | - |
| Total memory | 192GB HBM |
| Cores | - |
| Precision | FP16/FP8/FP4/INT8 |
| Memory bandwidth | 8 Terabytes/sec |



NVIDIA Blackwell



Hardware Support for DNN


- ASIC-based implementations have been recently explored to accelerate the DNN inference.
 - o Google's TPU, Apple's Neural Engine, Cerebras Al chip, ...
- FPGA-based accelerators for DNN inference have been recently developed.
 - Has good programmability and flexibility
 - Short development cycles
 - Can be used as a benchmark before implementing on ASIC



Tensor Processing Unit (Google)



Alveo Accelerator Card (Xilinx)




Cerebras CS-3



Systolic Array

- Kung and Leiserson, "Systolic Arrays for VLSI," 1978 and Kung, "Why systolic architectures?' 1982
- 2D grid of multiplier-accumulators (MACs) for matrix multiplication
- Used by Google TPU for deep learning (2017), etc





Bit-serial Low-precision Multiplier







Figure 7: Bit-serial multiplier-accumulator (MAC).








Why We Need Codesign?






Why We Need Codesign?



Hardware architecture needs to be considered when designing efficient DNN.




Column Combining





Kung, H. T., Bradley McDanel, and Sai Qian Zhang. "Packing sparse convolutional neural networks for efficient systolic array implementations: Column combining under joint optimization." Proceedings of the Twenty-Fourth International Conference on 52 Architectural Support for Programming Languages and Operating Systems. 2019.


Column Combining



- Column combining can greatly increase the utilization efficiency of the systolic array
- Recently, Nvidia A100 GPU adopts a similar idea to support the balanced structured sparsity on their GPU




FPGA Accelerator





Kung, H. T., Bradley McDanel, and Sai Qian Zhang. "Packing sparse convolutional neural networks for efficient systolic array implementations: Column combining under joint optimization." Proceedings of the Twenty-Fourth International Conference on 54 Architectural Support for Programming Languages and Operating Systems. 2019.


Term Quantization



- Low-precision quantization leads to significant quantization error.
- Both weights and input activation are highly biased in values.




Term Quantization



- We can control the term-level computations by setting a group term budget.
- For a group of values, we rank and remove the small terms based on this budget.




Term Quantization: Accelerator Design




- We propose the term MAC (tMAC) for the efficient implementation of TQ.
- A tMAC processes all term-pair multiplications across a group of weight and data values.
- Each term is represented by their corresponding exponent (2-3 bits).
- The term accumulation can be implemented using half adders.



Kelle: Co-design KV Caching and eDRAM for Efficient LLM Serving in Edge Computing






- We propose using embedded DRAM (eDRAM) as the primary storage for LLM serving in edge device, which offers higher storage density compared to SRAM.
- To reduce eDRAM costs and improve overall system performance, we propose Kelle, a software-hardware co-design solution optimized for deploying LLMs on eDRAMbased edge systems.



Kelle: Co-design KV Caching and eDRAM for Efficient LLM Serving in Edge Computing



 Combined with our fine-grained memory eviction, recomputation, and refresh control algorithms, the Kelle accelerator delivers a 3.9× speedup and 4.5× energy savings compared to existing baseline solutions.



Lecture Plan (Tentative)

Chapter 1: Basics and Efficient DNN Architectures

- Lecture 1: Review the basics of DNN
- Lecture 2: CNNs, RNNs and Variants
- Lecture 3: Transformer and its Application in AIGC



Lecture Plan (Tentative)

Chapter 2: Efficient DNN Algorithms

- Lecture 4: DNN Pruning
- Lecture 5: DNN Quantization
- Lecture 6: Distillation, Low rank Decomposition and NAS
- Lecture 7: Algorithm for Large Model Efficiency
- Lecture 8: Efficient DNN Training, Distributed Training, Federated Learning



Lecture Plan (Tentative)

Chapter 3: System and Hardware Design for Al

- Lecture 9: Distributed Machine Learning System for Training and Inference
- Lecture 10: Machine Learning System for Large Model
- Lecture 11: Al Accelerator Introduction and CNN Accelerators
- Lecture 12: Transformer & LLM Accelerators
- Lecture 13: The Future of Efficient AI
 - Guest Lecture: Vithursan Thangarasa (Cerebras)

